Appl. No. 09/994,545 Amdt. dated March 25, 2004 Reply to Final Office Action of November 21, 2003

Amendments to the Claims:

This listing of claims will replace all prior versions, and listings, of claims in the application:

Listing of Claims:

1. (Withdrawn) A method of forming a semiconductor non-volatile memory cell, comprising:

forming a first insulating layer over a substrate region;

forming a first doped polysilicon layer over the first insulating layer;

forming a first undoped polysilicon layer over and in contact with the first doped polysilicon layer, the first doped and first undoped polysilicon layers forming a floating gate;

forming a second insulating layer over and in contact with the first undoped polysilicon layer;

forming a second updoped polysilicon layer over and in contact with the second insulating layer; and

forming a second doped polysilicon layer over and in contact with the second undoped polysilicon layer, the second doped and undoped polysilicon layers forming a control gate.

2. (Withdrawn) The method of claim 1 further comprising:

before said first doped polysilicon forming act, forming a third undoped polysilicon layer over and in contact with the first insulating layer wherein the first doped polysilicon layer overlies and is in contact with the third undoped polysilicon layer, the third undoped polysilicon layer forming part of the floating gate.

- 3. (Withdrawn) The method of claim 1 wherein the first insulating layer is a tunnel oxide layer and the second insulting layer is one of composite oxide-nitride-oxide dielectric layer and composite oxide-nitride-oxide-nitride dielectric layer.
- 4. (Withdrawn) The method of claim 1 wherein a thickness of each doped polysilicon layer is greater than a thickness of a corresponding undoped polysilicon layer by a factor in the range of two to four.

- 5. (Withdrawn) The method of claim 1 further comprising:
 forming insulating spacers along sidewalls of the stack made up of the first
 insulting layer, the floating gate, the second insulating layer, and the control gate; and
 forming source and drain regions in the substrate.
- 6. (Withdrawn) The method of claim 1 wherein each of said first and second doped polysilicon layers forming acts comprises depositing an in-situ doped polysilicon layer.
- 7. (Withdrawn) The method of claim 1 wherein the memory cell is any one of a stacked-gate non-volatile cell and a split gate non-volatile cell.
- 8. (Withdrawn) The method of claim 1 wherein each of the first and second doped polysilicon layers has a doping concentration and a thickness greater than a thickness of the corresponding first and second undoped polysilicon layers so as to prevent polysilicon depletion in each of the floating gate and the control gate.
- 9. (Withdrawn) The method of claim 1 wherein the non-volatile memory cell is any one of ROM, flash EPROM, and EEPROM.
- 10. (Withdrawn) A method of forming a semiconductor transistor, comprising:

forming an insulating layer over a substrate region;

forming an undoped polysilicon layer over and in contact with the insulating layer; and

forming a doped polysilicon layer over and in contact with the undoped polysilicon layer, the doped and undoped polysilicon layers forming a gate of the transistor.

- 11. (Withdrawn) The method of claim 10 wherein the insulating layer is a gate oxide layer.
- 12. (Withdrawn) The method of claim 10 wherein a thickness of the doped polysilicon layer is greater than a thickness of the undoped polysilicon layer by a factor in the range of two to four.

Appl. No. 09/994,545 Amdt. dated March 25, 2004 Reply to Final Office Action of November 21, 2003

- 13. (Withdrawn) The method of claim 10 further comprising: forming insulating spacers along sidewalls of the gate; and forming source and drain regions in the substrate.
- 14. (Withdrawn) The method of claim 10 wherein said doped polysilicon layer forming act comprises depositing an in-situ doped polysilicon layer.
- 15. (Withdrawn) The method of claim 10 wherein the transistor is any one of a NMOS transistor, PMOS transistor, enhancement transistor, and depletion transistor.
- 16. (Withdrawn) The method of claim 10 wherein the doped polysilicon layer has a doping concentration and a thickness greater than a thickness of the undoped polysilicon layer so as to prevent polysilicon depletion in the gate.
- 17. (Currently amended) A semiconductor non-volatile memory cell comprising:
 - a first insulating layer over a substrate region;
- a floating gate comprising a first polysilicon layer over the first insulating layer and a second polysilicon layer over and in contact with the first polysilicon layer, the first polysilicon layer having a predetermined doping concentration and the second polysilicon layer having a doping concentration which decreases in a direction away from an interface between the first and second polysilicon layers;
- a second insulating layer over and in contact with the first second polysilicon layer; and
- a control gate comprising a third polysilicon layer over and in contact with the second insulating layer and a fourth polysilicon layer over and in contact with the third polysilicon layer, the fourth polysilicon layer having a predetermined doping concentration and the third polysilicon layer having a doping concentration which decreases in a direction away from an interface between the third and fourth polysilicon layers.
- 18. (Previously presented) The memory cell of claim 17 wherein the floating gate further comprises a fifth polysilicon layer over and in contact with the first insulating layer wherein the first polysilicon layer overlies and is in contact with the fifth polysilicon layer, the

fifth polysilicon layer having a doping concentration which decreases in a direction away from an interface between the first and fifth polysilicon layers.

- 19. (Original) The memory cell of claim 17 wherein the first insulating layer is a tunnel oxide layer and the second insulting layer is one of a composite oxide-nitride-oxide dielectric layer and a composite oxide-nitride-oxide-nitride dielectric layer.
- 20. (Previously presented) The memory cell of claim 17 wherein a thickness of the first polysilicon layer is greater than a thickness of each of the second and fifth polysilicon layers by a factor in the range of two to four, and a thickness of the fourth polysilicon layer is greater than a thickness of the third polysilicon layer by a factor in the range of two to four.
- 21. (Original) The memory cell of claim 17 further comprising: insulating spacers along sidewalls of the stack made up of the first insulting layer, the floating gate, the second insulating layer, and the control gate; and source and drain regions in the substrate.
- 22. (Previously presented) The memory cell of claim 17 wherein each of the first and fourth polysilicon layers are in-situ doped with impurities.
- 23. (Original) The memory cell of claim 17 wherein the memory cell is any one of a stacked-gate cell and split gate cell.
- 24. (Previously presented) The memory cell of claim 17 wherein:
 the first polysilicon layers has a doping concentration and a thickness greater than
 a thickness of each of the second and fifth polysilicon layers so as to prevent polysilicon
 depletion in the floating gate, and

the fourth polysilicon layer has a doping concentration and a thickness greater than a thickness of the third polysilicon layer so as to prevent polysilicon depletion in the control gate.

25. (Original) The memory cell of claim 17 wherein the non-volatile memory cell is any one of ROM, flash EPROM, and EEPROM.

26-35. (Canceled)